Demonstration of Improved Heteroepitaxy, Scaled Gate Stack and Reduced Interface States Enabling Heterojunction Tunnel FETs with High Drive Current and High On-Off Ratio

D. K. Mohata, R. Bijesh, Y. Zhu¹, M. K. Hudait¹, R. Southwick², Z. Chbili², D. Gundlach², J. Suehle²,

J. M. Fastenau³, D. Loubychev³, A. K. Liu³, T. S. Mayer, V. Narayanan and S. Datta

Electrical Engineering, The Pennsylvania State University, PA; ¹Electrical and Computer Engineering, Virginia Tech, VA; rical Engineering, The Pennsylvania State University, PA; 'Electrical and Computer Engineering, Virginia Tech, VA;
² National Institute of Standards and Technology, MD; ³IQE Inc., Bethlehem, PA,USA; Email: <u>dkm154@psu.</u>

Abstract: Staggered tunnel junction $(GaAs_{0.35}Sb_{0.65})$ $/In_{0.7}Ga_{0.3}As$) is used to demonstrate heterojunction tunnel FET (TFET) with the highest drive current, I_{on}, of 135µA/µm and highest I_{on}/I_{off} ratio of 2.7×10⁴ (V_{ds}=0.5V, V_{on} - V_{off} =1.5V). Effective oxide thickness (EOT) scaling (using Al_2O_3/HfO_2 bilayer gate stack) coupled with pulsed I-V measurements (suppressing D_{it} response) enable demonstration of steeper switching TFET.

Introduction: Mixed arsenide-antimonide based lattice-matched heterojunction provides a wide range of compositionally tunable effective tunneling barrier height (Ebeff), from 0.5eV to 0eV [4,7]. With increasing Sb and As composition, Ebeff reduces and TFET Ion can approach MOSFET level without compromising the high I_{on}/I_{off} ratio [3-5]. However, engineering an abrupt change from Sb rich to As rich interface is a significant growth challenge [3]. The objectives of this work are three fold: 1) we explore proper growth switching conditions to control the atomic termination at the $GaAs_{0.35}Sb_{0.65}/In_{0.7}Ga_{0.3}As interface to$ reduce defects and demonstrate TFET with higher I_{on}/I_{off} ratio than reported before [3]; 2) we demonstrate the effect of EOT scaling on TFET switching slope (SS) enhancement; 3) finally, we employ ultra-fast pulsed I-V measurement to mitigate the interface state (D_{it}) response in order to improve the TFET SS and I_{on}/I_{off} ratio over a specified gate voltage (V_{gs}) swing.

Materials Characterization: Figs. 1(a-c) show the schematic layer structures for $In_{0.7}Ga_{0.3}As HomJ,$ as well as $GaAs_{1-x}Sb_x/ In_vGa_{1-y}As$ Moderate and High HetJ TFETs for $x=0.6, 0.65$ and $y=0.65, 0.7$ respectively, grown on semi-insulating InP substrate using solid-source molecular beam epitaxy. For the High HetJ TFET structure, two wafers were grown to study the impact of (a) GaAs-like and (b) InAs-like surface termination while switching from Sb-rich $GaAs_{0.35}Sb_{0.65}$ to As-rich $In_{0.7}Ga_{0.3}As layer.$ For the latter case, while ramping up the As flux from 35% to 100%, 1-2 ML of Indium (In) was added prior to In_{0.7}Ga_{0.3}As layer. Figs. 2 (a,b) show asymmetric (115) reciprocal space maps of the High HetJ TFET structures. In both cases, the growth of the metamorphic buffer results in an In_{0.65}Al_{0.35}As "virtual" substrate with ≥90% strain relaxation. However, the subsequent $GaAs_{0.35}Sb_{0.65}$ and In_0 ⁷Ga_{0.3}As active device layers differ in their strain with respect to the "virtual" substrate. With the GaAs terminated heterointerface, the active layers are strain relaxed and susceptible to defect formation, whereas the device layers on the InAs terminated interface are pseudomorphic to the $In_{0.65}Al_{0.35}As$ "virtual substrate" and likely "defect-free". This is evident in Fig. 2 (c,d) where atomic force microscopy (AFM) images reveal lower surface roughness (4.5nm) and 2D cross-hatch pattern for InAs terminated wafer compared to the GaAs terminated one (with roughness of 5.6nm and no cross-hatch pattern).

Device Characterization: The vertical TFET fabrication process is described in [4]. Fig. 1(d) shows the

cross-sectional TEM micrograph of the fabricated High Hetj TFET. Figs. 2 (e,f) compare the $I_{ds}-V_{gs}$ and $I_{ds}-V_{ds}$ characteristics for the high HetJ TFET with GaAs and InAs surface termination. More than 3 orders in magnitude improvement in I_{on}/I_{off} ratio is achieved with the latter due to the reduction in defect assisted conduction. The improvement in heteroepitaxy with InAs termination is reflected in the improved electrostatics (smaller SS and DIBT) for the same device geometry. Figs. 1(e-i) compare the performance of the High HetJ TFET with Mod. HetJ and HomJ TFETs. First, Ion progressively increases by 325% with decreasing Ebeff (from 0.58eV to 0.25eV) due to the increase in tunneling transmission coefficient. Second, the drain induced barrier thinning (DIBT) improves with reducing Eb_{eff} due to inter-band generation occurring closer to the source/channel junction, thus improving device electrostatics [5]. The SS vs I_{ds} curve also shifts with reducing Eb_{eff} , with the minimum SS occurring at higher I_{ds} which is essential for TFET operation with MOSFET like performance. To further enhance performance, we scaled the EOT for the High HetJ TFET, from 2nm to 1.75nm, and reduced the V_{gs} window by 0.5V for the same $I_{on} - I_{off}$ (Fig. 3a). Figs. $3(b,c)$ summarize the improvement in both I_{on} (tunneling transmission) and DIBT (electrostatics) as a function of Eb_{eff} and EOT. The switching slope, SS, in all fabricated devices is greater than 60mV/dec at room temperature and is caused by the presence of interface states (D_{it}) at the high- κ /channel interface [1,3-5]. We perform ultra-fast pulsed I_{ds} - V_{gs} measurements on the HomJ TFET with input gate voltage pulses having rise time (t_r) of 10ns, to suppress D_{it} response. The TFET I_{ds} response was then reliably sampled after 150ns (t_{meas}). The pulsed I_{ds} -V_{gs} measurement (Figs. 4(a,b)) show marked steepening of the switching slope (SS) with minimum SS of 100mV/decade and matches the theoretical I_{ds} -V_{gs} for D_{it} ~ 8×10¹¹/cm² [7]. The pulsed I_{ds} - V_{gs} study allows us to accurately predict the performance realizable in High HetJ TFET with similar D_{it} $\sim 8 \times 10^{11}$ /cm² and EOT of 1nm (Figs. 5(a,b)). Two dimensional device simulations show that high Hetj TFET can maintain sub kT/q SS over two orders of magnitude of drain current (10^{-9} to 10^{-7} A/ μ m). Heterojunction Tunnel FET can deliver MOSFET-like performance with better Ion/Ioff, making them a promising post CMOS candidate for low power, high performance applications.

Summary: Table 1 benchmarks the on current (I_{on}) , on-off ratio (I_{on}/I_{off}) and effective switching slope (SS_{eff}) of TFETs, demonstrated till date. The High HetJ TFET in this work shows I_{on} of 135 μ A/ μ m and I_{on}/I_{off} >10⁴ at V_{ds}=0.5V and V_{on} - V_{off} =1.5V. This is the highest ever reported I_{on}/I_{off} ratio for I_{on} > 100 μ A/ μ m in the category of TFETs.

Acknowledgement: We acknowledge financial support from Intel Corp, IBM PhD Fellowship (Mohata) and NRI/SRC sponsored MIND center. **References**
[1] Zhao et. al. EDL, 2011

^[2] Dewey et. al, IEDM, 2011

^[3] Mohata et. al, IEDM 2011 [4]Mohata et. al, DRC, 2011
[5] Mohata et. al, APEX, 2011 [6]Seabaugh et. al, IEEE Proc [6] Seabaugh et. al, IEEE Proc., 2010

Figure 1-**(a-c)** TFET layer structures. **(d)** High HetJ TFET cross-section TEM micrograph. (e-i) Measured I_{ds}-V_{gs}, I_{ds}-V_{ds} and extracted switching slope (SS) vs I_{ds} characteristics for the three fabricated devices.

EOT scaling (Experimental) Drain Current, Ids [#**A/**#**m]** my/yri **150** $ds=0.5V$ $\mathbf{w}_{\mathbf{a}}$ [\mathbf{u} \mathbf{A} / $\mathbf{\mu}$ m] $\mathbf{\overline{\omega}}$ V $_{\mathbf{d}s}=$ 0.5V **103** n_A Scaling V_{ds} =0.05V,0.5V **150 Von-Voff=1.5V, Ioff=5nA Von-Voff=1.5V, Ioff=5nA** ϵ **10**² **Lg=150nm 120 DIBT[mV/0.5V] 125 eff scaling EOT scaling (c) 101 W=10**#**m (b) -0.5V** \overline{a} **Ebeff scaling 100 90** 10^9 **(a)** \overline{a} **75 10-1 High HetJ TFET 60** Eb_{eff} =0.25eV **10-2 50** ā ₹ **EOT=1.75nm 30 10-3 25** Drain **EOT=2nm I** 10^{-4} -0.5 0.0 0.5 1.0 1.5 2.0 **0 0.58eV, 0 0.25eV, 0.58eV, 0.31eV, 0.25eV, 0.25eV, 0.25eV, 0.31eV, 2nm 2nm 2nm 1.75nm 2nm** Gate Voltage, V_{gs} [V] **2nm 1.75nm 2.0nm** Eb_{eff} [eV], **EOT** [nm] Eb_{eff} [eV], EOT [nm]

Figure 3-(a) Improved Ids-Vgs characteristics of the high HetJ TFET with EOT scaling. **(b,c)** Summary of improvement in measured Ion and Drain Induced Barrier Thinning (DIBT) with Ebeff and EOT scaling. DIBT improves with increasing stagger due to interband generation occurring closer to the source-channel interface [5].

Figure 5-(a,b) An improvement in high-k/channel interface (D_{it} $\sim 8x10^{11}/\text{cm}^2/\text{eV}$) combined with further EOT scaling would enable MOSFET-like TFET operation at low V_{cc} with higher I_{on}/I_{off} ratio.

Figure 2- (a,b) Asymmetric (115) reciprocal space map and (c,d) 20x20 μ m² atomic force microscopy image of High HetJ TFET layers for the cases with GaAs and InAs terminated hetero-interfaces; (e,f) Improvement in I_{ds}-V_{gs} and Ids-Vds characteristics with InAs terminated hetero-interface.

Figure 4-(a) Pulsed Ids-Vgs measured on HomJ TFET showing steeper switching by avoiding slow D_{it} response. Inset shows simplified pulsed I-V set-up. **(b)** SS vs I_{ds} showing improved SS minimum with pulsing. Inset shows D_{it} profile used to model DC and pulsed I_{ds} - V_{gs} measurements.

- ₁₁ p = 0 ==== 110 = 11 = 10 ===== 11 ==== \cdots \cdots \cdots \cdots \cdots 50							
Eb_{eff} (eV)	Lg (nm)	EOT (nm)	$V_{on} - V_{off}$ (V)	Vds (V)	lon $(\mu A/\mu m)$	lon/ loff	SS_{eff} (mV/dec)
0.58	100	1.2	1.5	0.5	30	$6x10^3$	200
0.74	100	1.1	0.9	0.3	8	$1.6x10^3$	140
0.58	100	1.1	0.9	0.3	17	$3.4x10^3$	106
0.25	150	$\overline{2}$	1.5	0.5	135	10	750
0.58	150	$\overline{2}$	1.5	0.5	30	$6x10^3$	200
0.31	150	1.75	1.5	0.5	78	1.5x10 ⁴	179
0.25	150	1.75	1.5	0.5	135	2.7x10 ⁴	169

Table 1- Benchmarking I_{on} and I_{on}/I_{off} at $V_{ds}=0.5V$, $I_{off}=5nA/\mu m$ [ITRS-2010], where $SS_{\text{eff}}=(V_{\text{on}}-V_{\text{off}})/[2\log(I_{\text{on}}/I_{\text{off}})][6]$