## Demonstration of Improved Heteroepitaxy, Scaled Gate Stack and Reduced Interface States Enabling Heterojunction Tunnel FETs with High Drive Current and High On-Off Ratio

D. K. Mohata, R. Bijesh, Y. Zhu<sup>1</sup>, M. K. Hudait<sup>1</sup>, R. Southwick<sup>2</sup>, Z. Chbili<sup>2</sup>, D. Gundlach<sup>2</sup>, J. Suehle<sup>2</sup>,

J. M. Fastenau<sup>3</sup>, D. Loubychev<sup>3</sup>, A. K. Liu<sup>3</sup>, T. S. Mayer, V. Narayanan and S. Datta

Electrical Engineering, The Pennsylvania State University, PA; <sup>1</sup>Electrical and Computer Engineering, Virginia Tech, VA;

<sup>2</sup> National Institute of Standards and Technology, MD; <sup>3</sup>IQE Inc., Bethlehem, PA,USA; Email: <u>dkm154@psu.edu</u>

Staggered tunnel junction (GaAs<sub>0.35</sub>Sb<sub>0.65</sub> Abstract: /In<sub>0.7</sub>Ga<sub>0.3</sub>As) is used to demonstrate heterojunction tunnel FET (TFET) with the highest drive current, Ion, of  $135\mu$ A/µm and highest I<sub>on</sub>/I<sub>off</sub> ratio of 2.7×10<sup>4</sup> (V<sub>ds</sub>=0.5V, Von-Voff=1.5V). Effective oxide thickness (EOT) scaling (using Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> bilayer gate stack) coupled with pulsed I-V measurements (suppressing D<sub>it</sub> response) enable demonstration of steeper switching TFET.

Introduction: Mixed arsenide-antimonide based lattice-matched heterojunction provides a wide range of compositionally tunable effective tunneling barrier height (Eb<sub>eff</sub>), from 0.5eV to 0eV [4,7]. With increasing Sb and As composition, Eb<sub>eff</sub> reduces and TFET I<sub>on</sub> can approach MOSFET level without compromising the high I<sub>on</sub>/I<sub>off</sub> ratio [3-5]. However, engineering an abrupt change from Sb rich to As rich interface is a significant growth challenge [3]. The objectives of this work are three fold: 1) we explore proper growth switching conditions to control the atomic termination at the GaAs<sub>0.35</sub>Sb<sub>0.65</sub>/In<sub>0.7</sub>Ga<sub>0.3</sub>As interface to reduce defects and demonstrate TFET with higher Ion/Ioff ratio than reported before [3]; 2) we demonstrate the effect of EOT scaling on TFET switching slope (SS) enhancement; 3) finally, we employ ultra-fast pulsed I-V measurement to mitigate the interface state (D<sub>it</sub>) response in order to improve the TFET SS and Ion/Ioff ratio over a specified gate voltage ( $V_{\sigma s}$ ) swing.

Materials Characterization: Figs. 1(a-c) show the schematic layer structures for In<sub>0.7</sub>Ga<sub>0.3</sub>As HomJ, as well as GaAs<sub>1-x</sub>Sb<sub>x</sub>/ In<sub>y</sub>Ga<sub>1-y</sub>As Moderate and High HetJ TFETs for x=0.6,0.65 and y=0.65,0.7 respectively, grown on semi-insulating InP substrate using solid-source molecular beam epitaxy. For the High HetJ TFET structure, two wafers were grown to study the impact of (a) GaAs-like and (b) InAs-like surface termination while switching from Sb-rich GaAs<sub>0.35</sub>Sb<sub>0.65</sub> to As-rich In<sub>0.7</sub>Ga<sub>0.3</sub>As layer. For the latter case, while ramping up the As flux from 35% to 100%, 1-2 ML of Indium (In) was added prior to  $In_{0.7}Ga_{0.3}As$  layer. Figs. 2 (a,b) show asymmetric (115) reciprocal space maps of the High HetJ TFET structures. In both cases, the growth of the metamorphic buffer results in an  $In_{0.65}Al_{0.35}As$  "virtual" substrate with  $\geq 90\%$  strain relaxation. However, the subsequent  $GaAs_{0.35}Sb_{0.65}$  and In<sub>0.7</sub>Ga<sub>0.3</sub>As active device layers differ in their strain with respect to the "virtual" substrate. With the GaAs terminated heterointerface, the active layers are strain relaxed and susceptible to defect formation, whereas the device layers on the InAs terminated interface are pseudomorphic to the In<sub>0.65</sub>Al<sub>0.35</sub>As "virtual substrate" and likely "defect-free". This is evident in Fig. 2 (c,d) where atomic force microscopy (AFM) images reveal lower surface roughness (4.5nm) and 2D cross-hatch pattern for InAs terminated wafer compared to the GaAs terminated one (with roughness of 5.6nm and no cross-hatch pattern).

Device Characterization: The vertical TFET fabrication process is described in [4]. Fig. 1(d) shows the cross-sectional TEM micrograph of the fabricated High Hetj TFET. Figs. 2 (e,f) compare the  $I_{ds}$ - $V_{gs}$  and  $I_{ds}$ - $V_{ds}$ characteristics for the high HetJ TFET with GaAs and InAs surface termination. More than 3 orders in magnitude improvement in Ion/Ioff ratio is achieved with the latter due to the reduction in defect assisted conduction. The improvement in heteroepitaxy with InAs termination is reflected in the improved electrostatics (smaller SS and DIBT) for the same device geometry. Figs. 1(e-i) compare the performance of the High HetJ TFET with Mod. HetJ and HomJ TFETs. First, Ion progressively increases by 325% with decreasing Eb<sub>eff</sub> (from 0.58eV to 0.25eV) due to the increase in tunneling transmission coefficient. Second, the drain induced barrier thinning (DIBT) improves with reducing Eb<sub>eff</sub> due to inter-band generation occurring closer to the source/channel junction, thus improving device electrostatics [5]. The SS vs Ids curve also shifts with reducing  $Eb_{eff}$ , with the minimum SS occurring at higher  $I_{ds}$ which is essential for TFET operation with MOSFET like performance. To further enhance performance, we scaled the EOT for the High HetJ TFET, from 2nm to 1.75nm, and reduced the  $V_{gs}$  window by 0.5V for the same  $I_{\text{on}}\text{-}I_{\text{off}}$  (Fig. 3a). Figs. 3(b,c) summarize the improvement in both I<sub>on</sub> (tunneling transmission) and DIBT (electrostatics) as a function of Eb<sub>eff</sub> and EOT. The switching slope, SS, in all fabricated devices is greater than 60mV/dec at room temperature and is caused by the presence of interface states ( $D_{it}$ ) at the high- $\kappa$ /channel interface [1,3-5]. We perform ultra-fast pulsed  $I_{ds}$ - $V_{gs}$  measurements on the HomJ TFET with input gate voltage pulses having rise time (t<sub>r</sub>) of 10ns, to suppress D<sub>it</sub> response. The TFET I<sub>ds</sub> response was then reliably sampled after 150ns ( $t_{meas}$ ). The pulsed  $I_{ds}$ -V<sub>gs</sub> measurement (Figs. 4(a,b)) show marked steepening of the switching slope (SS) with minimum SS of 100mV/decade and matches the theoretical  $I_{ds}$ -V<sub>gs</sub> for  $D_{it} \sim 8 \times 10^{11}$ /cm<sup>2</sup> [7]. The pulsed  $I_{ds}$ -V<sub>gs</sub> study allows us to accurately predict the performance realizable in High HetJ TFET with similar D<sub>it</sub>  $\sim 8 \times 10^{11}$ /cm<sup>2</sup> and EOT of 1nm (Figs. 5(a,b)). Two dimensional device simulations show that high Hetj TFET can maintain sub kT/q SS over two orders of magnitude of drain current ( $10^{-9}$  to  $10^{-7}$  A/µm). Heterojunction Tunnel FET can deliver MOSFET-like performance with better Ion/Ioff, making them a promising post CMOS candidate for low power, high performance applications.

Summary: Table 1 benchmarks the on current (I<sub>on</sub>), on-off ratio (Ion/Ioff) and effective switching slope (SSeff) of TFETs, demonstrated till date. The High HetJ TFET in this work shows  $I_{on}$  of  $135\mu A/\mu m$  and  $I_{on}/I_{off} > 10^4$  at  $V_{ds}=0.5V$ and  $V_{on}-V_{off}=1.5V$ . This is the highest ever reported  $I_{on}/I_{off}$ ratio for  $I_{on} > 100 \mu A/\mu m$  in the category of TFETs.

Acknowledgement: We acknowledge financial support from Intel Corp, IBM PhD Fellowship (Mohata) and NRI/SRC sponsored MIND center. References

<sup>[2]</sup> Dewey et. al, IEDM, 2011 [1] Zhao et. al, EDL, 2011

<sup>[4]</sup>Mohata et. al, DRC, 2011 [3] Mohata et. al, IEDM 2011 [5] Mohata et. al, APEX, 2011



Figure 1-(a-c) TFET layer structures. (d) High HetJ TFET cross-section TEM micrograph. (e-i) Measured  $I_{ds}$ -V<sub>gs</sub>,  $I_{ds}$ -V<sub>ds</sub> and extracted switching slope (SS) vs  $I_{ds}$  characteristics for the three fabricated devices.



**Figure 3-(a)** Improved  $I_{ds}$ -V<sub>gs</sub> characteristics of the high HetJ TFET with EOT scaling. **(b,c)** Summary of improvement in measured  $I_{On}$  and Drain Induced Barrier Thinning (DIBT) with Eb<sub>eff</sub> and EOT scaling. DIBT improves with increasing stagger due to interband generation occurring closer to the source-channel interface [5].





 $\label{eq:Figure 5-(a,b)} \begin{array}{l} \mbox{An improvement in high-k/channel interface } (D_{it} \\ \sim 8 \times 10^{11} / cm^2 / eV) \mbox{ combined with further EOT scaling would enable } \\ \mbox{MOSFET-like TFET operation at low } V_{cc} \mbox{ with higher } I_{on} / I_{off} \mbox{ ratio.} \end{array}$ 



**Figure 2- (a,b)** Asymmetric (115) reciprocal space map and (c,d)  $20x20 \ \mu m^2$  atomic force microscopy image of High HetJ TFET layers for the cases with GaAs and InAs terminated hetero-interfaces; (e,f) Improvement in I<sub>ds</sub>-V<sub>gs</sub> and I<sub>ds</sub>-V<sub>ds</sub> characteristics with InAs terminated hetero-interface.





Figure 4-(a) Pulsed  $I_{ds}$ -V<sub>gs</sub> measured on HomJ TFET showing steeper switching by avoiding slow  $D_{it}$  response. Inset shows simplified pulsed I-V set-up. (b) SS vs  $I_{ds}$  showing improved SS minimum with pulsing. Inset shows  $D_{it}$  profile used to model DC and pulsed  $I_{ds}$ -V<sub>gs</sub> measurements.

					0			
Reference	Eb <sub>eff</sub> (eV)	Lg (nm)	EOT (nm)	V <sub>on</sub> -V <sub>off</sub> (V)	Vds (V)	lon (μΑ/μm)	lon/ loff	SS <sub>eff</sub> (mV/dec)
Zhao et. al, EDL,2011 [1]	0.58	100	1.2	1.5	0.5	30	6x10 <sup>3</sup>	200
Dewey et. al IEDM, 2011 [2]	0.74	100	1.1	0.9	0.3	8	1.6x10 <sup>3</sup>	140
Dewey et. al IEDM,2011 [2]	0.58	100	1.1	0.9	0.3	17	3.4x10 <sup>3</sup>	106
Mohata et. al IEDM, 2011 [3]	0.25	150	2	1.5	0.5	135	10	750
HomJ (This work)	0.58	150	2	1.5	0.5	30	6x10 <sup>3</sup>	200
Mod. HetJ (This work)	0.31	150	1.75	1.5	0.5	78	1.5x10 <sup>4</sup>	179
High HetJ (This work)	0.25	150	1.75	1.5	0.5	135	2.7x10 <sup>4</sup>	169

 $\label{eq:source} \begin{array}{l} \mbox{Table 1-} \mbox{Benchmarking } I_{on} \mbox{ and } I_{on}/I_{off} \mbox{ at } V_{ds} \mbox{=} 0.5 V, \mbox{ } I_{off} \mbox{=} 5nA/\mu m \mbox{ [ITRS-2010]}, \\ \mbox{ where } SS_{\rm eff} \mbox{=} (V_{on} \mbox{-} V_{off})/[2\log(I_{on}/I_{off})][6] \end{array}$